

**TECHNICAL MANUAL**

**ORGANIZATIONAL MAINTENANCE MANUAL  
RADAR INTERFACE EQUIPMENT MAINTENANCE  
VIDEO PROCESSOR UNIT 1 AND 2**

**EXPANDED TROUBLESHOOTING  
(LOGIC DIAGRAMS)**

**GUIDED MISSILE  
AIR DEFENSE SYSTEM  
AN/TSQ-73**

Change  
No. 9-1430-655-20-3-4



HEADQUARTERS  
DEPARTMENT OF THE ARMY  
Washington, D.C., 21 January 1985

**ORGANIZATIONAL MAINTENANCE MANUAL  
RADAR INTERFACE EQUIPMENT MAINTENANCE  
VIDEO PROCESSOR UNIT 1 AND 2**

**EXPANDED TROUBLESHOOTING  
(LOGIC DIAGRAMS)**

**GUIDED MISSILE AIR DEFENSE SYSTEM  
AN/TSQ-73**

**REPORTING OF ERRORS**

You can help improve this publication. If you find any mistakes, or if you know of a way to improve the procedures, please let us know. Mail your letter, DA Form 2028 (Recommended Changes to Publications and Blank Forms), or DA Form 2028-2 located in back of this manual direct to: Commander, U.S. Army Missile Command, ATTN: AMSMI-LCME-P, Redstone Arsenal, AL 35898-5238. A reply will be furnished to you.

**TABLE OF CONTENTS**

<i>Chapter</i>		<i>Page</i>
5	List of Illustrations .....	ii
	List of Tables .....	v
	.....	
	<b>Section XIV. VIDEO PROCESSOR UNITS</b>	
5-45	General .....	5-755
5-46	Logic Diagram .....	5-755
5-46	Using Logic Diagrams .....	5-755

**LIST OF ILLUSTRATIONS**

<i>Figure</i>	<i>Title</i>	<i>Page</i>
5-2	Video Processor Unit IA1AIA5 Bay 1, Component Location .....	5-755
5-3	Video Processor Unit IA1AIA5 Bay 2, Component Location .....	5-756
FO-1	CFAR Modulo-Eight Counter Logic Diagram .....	
FO-2	CFAR Modulo-Six Counter Logic Diagram .....	
FO-3	CFAR Quantizers Logic Diagram .....	
FO-4	CFAR Quantizers Input Registers Logic Diagram .....	
FO-5	CFAR Jam Strobe Detector Logic Diagram .....	
FO-6	CFAR 10K Counter Logic Diagram .....	
FO-7	CFAR Decode Loop Read Register/LED Holding Register Logic Diagram .....	
FO-8	CFAR RAM Write Register/Multiplexer Logic Diagram .....	
FO-9	CFAR RAM Logic Diagram .....	
FO-10	CFAR PROM Address Switch Multiplexer Logic Diagram .....	
FO-11	CFAR Quantizer D/A Registers Logic Diagram .....	
FO-12	CFAR D/A Loop Adder Logic Diagram .....	
FO-13	CFAR PROM Logic Diagram .....	
FO-14	CFAR BITE Register Logic Diagram .....	
FO-15	ACM Interface BUFFERS Logic Diagram.....	
FO-16	ACM Dead Time Counter Logic Diagram .....	
FO-17	ACM Read/Write Request and Clutter Cell Counter Logic Diagram .....	
FO-18	ACM Address Controller Logic Diagram .....	
FO-19	ACM Initialize Map Logic Diagram .....	
FO-20	ACM Maximum K Calculator Logic Diagram .....	
FO-21	ACM RC/CC Counter Logic Diagram .....	
FO-22	ACM F-Counter Logic Diagram .....	
FO-23	ACM Manual Gate Register Logic Diagram .....	
FO-24	ACM Azimuth Manual Gate Comparator Logic Diagram .....	
FO-25	ACM Range Manual Gate Comparator Logic Diagram .....	
FO-26	ACM Current Address Counter Logic Diagram .....	
FO-27	ACM Past and Future Address Generation Logic Diagram .....	
FO-28	ACM Last Sector-Future Address Counter Logic Diagram .....	
FO-29	ACM Last Sector Storage Logic Diagram .....	
FO-30	ACM First Sector-Past Address Counter/Register Logic Diagram .....	
FO-31	ACM Memory Address Gating Logic Diagram .....	
FO-32	Deleted.....	
FO-33	ACM Beamwidth Pulse Generator Logic Diagram .....	
FO-34	ACM Hits/Beamwidth Calculator Logic Diagram.....	
FO-35	ACM Sample/Scan Control Logic Diagram.....	
FO-36	ACM PROM Logic Diagram .....	
FO-37	ACM Map Increment/Decrement Logic Diagram .....	
FO-38	ACM Quantizers Logic Diagram.....	
FO-39	ACM Video Gating Logic Diagram .....	
FO-40	ACM State Counter Update Logic Diagram .....	
FO-41	ACM Clutter Cell Update Logic Diagram .....	
FO-42	ACM Memory Write Register Logic Diagram.....	
FO-43	ACM Current State Register Logic Diagram .....	
FO-44	ACM Future State Register Logic Diagram .....	

## LIST OF ILLUSTRATIONS - (Continued)

Figure	
FO-45	ACM Past State Register Logic Diagram .....
FO-46	ACM Read Register Logic Diagram .....
FO-47	ACM Two-Mode Overlap Controller Logic Diagram .....
FO-48	ACM Three-Mode Overlap Controller Logic Diagram .....
FO-49	ACM Overlap Controller Logic Diagram .....
FO-50	ACM Signal and Panel BITE Registers Logic Diagram .....
FO-51	ACM Memory Test Controller Logic Diagram .....
FO-52	BITE Start/Stop Control Logic Diagram .....
FO-53	BITE Input Buffer Logic Diagram .....
FO-54	BITE ITR Buffer Logic Diagram .....
FO-55	BITE Instruction Decode Logic Diagram .....
FO-56	BITE Monitor Timing Logic Diagram .....
FO-57	BITE Control Register Logic Diagram .....
FO-58	BITE Program Clock Counter Logic Diagram .....
FO-59	BITE Stop Conditions Logic Diagram .....
FO-60	Memory Multiplexer Control Unit Logic Diagram .....
FO-61	Memory Multiplexer Data in Buffer Logic Diagram .....
FO-62	Memory Multiplexer Parity Generator Logic Diagram .....
FO-63	Memory Multiplexer Address Multiplexer Logic Diagram .....
FO-64	Memory Multiplexer Data Buffer Logic Diagram .....
FO-65	Memory Multiplexer Parity Checker Logic Diagram .....
FO-66	Report Buffer Input Control Logic Diagram .....
FO-67	Report Buffer Output Control Logic Diagram .....
FO-68	Report Buffer Data Multiplexer Logic Diagram .....
FO-69	Report Buffer Write Counter Logic Diagram .....
FO-70	Report Buffer Read Counter Logic Diagram .....
FO-71	Report Buffer Address Multiplexer Logic Diagram .....
FO-72	Report Buffer Memory Evaluation Logic Diagram .....
FO-73	Report Buffer Target Report RAM Logic Diagram .....
FO-74	Report Buffer Stored Data Output Register Logic Diagram .....
FO-75	Report Buffer BITE Register Logic Diagram .....
FO-76	TPU Azimuth Load Control Timing Counter Logic Diagram .....
FO-77	TPU Master Clear Ground Sources and Target Loss Logic Diagram .....
FO-78	TPU Sweep/Sample Clocks Logic Diagram .....
FO-79	TPU Azimuth Holding Register Logic Diagram .....
FO-80	TPU IFF/Radar Sweep Compare and Correction Logic Diagram .....
FO-81	TPU IFF/Radar Offset and Correction Logic Diagram .....
FO-82	TPU Mode Counter and Control Logic Diagram .....
FO-83	TPU Queue Timing and IFF Data Synchronizer Logic Diagram .....
FO-84	TPU Queue Register Transfer Control Logic Diagram .....
FO-85	TPU Queue Input Multiplexing and Registers Logic Diagram .....
FO-86	TPU IFF Range Compare Logic Diagram .....
FO-87	TPU + Delta Generator Logic Diagram .....
FO-88	TPU Radar Range Compare Logic Diagram .....
FO-89	TPU Range Resolution and Memory Compare Logic Diagram .....
FO-90	TPU Range Resolution Correlation Test and Compare Results Logic Diagram .....
FO-91	TPU PROM Address-Encode Logic Diagram .....
FO-92	TPU PROM Logic Diagram .....

**LIST OF ILLUSTRATIONS - (Continued)**

Figure

FO-93	TPU PROM Decoding Logic Diagram .....
FO-94	TPU Radar Start and Restore Logic Diagram .....
FO-95	TPU Read/Write Memory Cycle Control Logic Diagram .....
FO-96	TPU Inhibit Normal Cycle Logic Diagram .....
FO-97	TPU Radar/IFF Miss Logic Diagram Logic Diagram .....
FO-98	TPU Radar/IFF Miss Fields Logic Diagram .....
FO-99	TPU New Code Generation Logic Diagram .....
FO-100	TPU IFF/IF Code Validation Logic Diagram .....
FO-101	TPU 4T Confirmation Logic Diagram .....
FO-102	TPU C-BIT Conversion Logic Diagram .....
FO-103	TPU Sequential Test Adders and Mode 4 Processing Logic Diagram .....
FO-104	TPU Report Buffer Mode Validation and Mode 4 Test Results Logic Diagram .....
FO-105	TPU Mode 4 Valid, Reject and Jam Detect Logic Diagram .....
FO-106	TPU Radar and IFF Beamsplit Cycle Logic Diagram .....
FO-107	TPU IFF Radar Multiplexer Logic Diagram .....
FO-108	TPU Beamsplit Azimuth Multiplexer Subtractor Logic Diagram .....
FO-109	TPU Azimuth Min/Max Width Comparator Logic Diagram .....
FO-110	TPU Radar/IFF Azimuth Correlation Logic Diagram .....
FO-111	TPU Report Buffer Interface Logic Diagram .....
FO-112	TPU Processed/Display Video Logic Diagram .....
FO-113	TPU Memory Multiplexers Logic Diagram .....
FO-114	TPU Data Exchange Register Logic Diagram .....
FO-115	TPU Memory Register Logic Diagram .....
FO-116	TPU Memory Data Register Logic Diagram .....
FO-117	TPU Memory Register Extension Bits and Cancel Target Logic Diagram .....
FO-118	TPU Memory Address Logic Diagram.....
FO-119	TPU Memory Full and Error Logic Diagram .....
FO-120	TPU Azimuth Compare Logic Diagram.....
FO-121	TPU Radar/IFF Range Compare Logic Diagram .....
FO-122	TPU Test Control Logic Diagram.....
FO-123	TPU Sweep/Azimuth Test Logic Diagram.....
FO-124	TPU Sweep Miss/Garble Control Test Logic Diagram .....
FO-125	TPU BITE Registers and Output Multiplexers Logic Diagram .....

**LIST OF TABLES**


<i>Figure</i>		<i>Page</i>
5-37	Video Processor Unit 1A1A1A5, Circuit Card Location .....	5-757
5-38	Card Pin to Test Point Correlation .....	5-772

**Section XIV. VIDEO PROCESSOR UNITS**

**5-45. General.** This manual is Volume 4 of TM 9-1430-655-20-3, Radar Interface Equipment Maintenance for Guided Missile Air Defense System AN/TSQ-73. It contains the logic diagrams covering video processor units (VPU) 1 and 2 for use and guidance of advanced personnel responsible for repair of the RIE. Foldouts 1 through 59 cover VPU 1 and foldouts 60 through 125 cover VPU 2. VPU 1 and 2 are located in equipment rack 1, 1A1A1, door A, in two card cage bays. Figure 5-2 illustrates bay 1 and figure 5-3 illustrates bay 2.



**5-46. Logic Diagram.** The logic diagrams in this manual provide the maintenance technician pin to pin signal flow, traceable by signal mnemonics and I/O tables, to help identify faulty cards and to troubleshoot faults in the backplane wiring and other areas that are beyond fault isolation capabilities of the MTS.

**5-47. Using Logic Diagrams.** Logic diagrams in this manual show signal flow in functional subsystems of VPU 1 and 2. Signal flow is traceable between circuit card pin numbers and is shown as inputs and outputs of integrated circuit logic devices on the circuit card. A specific signal can be followed between foldouts by using the signal mnemonic and the logic diagram input/output table. The circuit card slot is shown within the integrated circuit card device symbol. Table 5-37 contains the circuit card slot and the part number of the card. Table 5-38 contains, by card part number, the test point for each of the 80 pins of MTS testable cards.



MS 197187

**Figure 5-2. Video Processor Unit 1A1A1S Bay 1, Component Location**  
Change 1 5-755



MS 197188

Figure 5-3. Video Processor Unit 1A1A1A5 Bay 2, Component Location

5-756 Change 1

Table 5-37. Video Processor Unit 1A1A1A5, Circuit Card Location

CARD SLOT	PART NUMBER	CARD TYPE	COLOR CODE			
			1	2	3	4
BAY-SHELF 1						
A1101	-	-	-	-	-	-
A1102	-	-	-	-	-	-
A1103	-	-	-	-	-	-
A1104	W390	Connector	-	-	-	-
A1105	W391	Connector	-	-	-	-
A1106	W532	Connector	-	-	-	-
A1107	10281606	Hex 4-bit shift register	Brown	Blue	Black	Blue
A1108	10281606	Hex 4-bit shift register	Brown	Blue	Black	Blue
A1109	10281606	Hex 4-bit shift register	Brown	Blue	Black	Blue
A1110	587102-102	Quad 2-input NAND gate	-	-	Red	-
A1111	587102-102	Quad 2-input NAND gate	-	-	Red	-
A1112	-	-	-	-	-	-
A1113	587104-102	Dual 4-input NAND gate	-	-	Yellow	-
A1114	587102-102	Quad 2-input NAND gate	-	-	Red	-
A1115	587104-102	Dual 4-input NAND gate	-	-	Yellow	-
A1116	587117-102	Hex inverter	Brown	-	Violet	-
A1117	587102-102	Quad 2-input NAND gate	-	-	Red	-
A1118	587108-102	Single 8-input NAND gate	-	-	Gray	-
A1119	-	-	-	-	-	-
A1120	10281652	3-input J-K flip-flop	Brown	Blue	Green	Red
A1121	10281652	3-input J-K flip-flop	Brown	Blue	Green	Red
A1122	10281652	3-input J-K flip-flop	Brown	Blue	Green	Red
A1123	10281603	4-bit multiplexer	Brown	Blue	Black	Orange
A1124	10281603	4-bit multiplexer	Brown	Blue	Black	Orange
A1125	10281602	Counter/decoder	Brown	Blue	Black	Red
AI 126	10281602	Counter/decoder	Brown	Blue	Black	Red
A1127	10281602	Counter/decoder	Brown	Blue	Black	Red
A1128	10281606	Hex 4-bit shift register	Brown	Blue	Black	Blue
A1129	10281606	Hex 4-bit shift register	Brown	Blue	Black	Blue
A1130	-	-	-	-	-	-
A1131	-	-	-	-	-	-
A1132	587104-102	Dual 4-input NAND gate	-	-	Yellow	-
A1133	587104-102	Dual 4-input NAND gate	-	-	Yellow	-
A1134	587104-102	Dual 4-input NAND gate	-	-	Yellow	-