

TECHNICAL MANUAL

**ORGANIZATIONAL MAINTENANCE MANUAL
ELECTRONIC CIRCUIT PLUG-IN
UNIT TEST SET TS-3317 EQUIPMENT MAINTENANCE**

**EXPANDED TROUBLESHOOTING
(LOGIC DIAGRAMS)**

**GUIDED MISSILE AIR DEFENSE SYSTEM
AN/TSQ-73**

HEADQUARTERS, DEPARTMENT OF THE ARMY

3 DECEMBER 1982

**ORGANIZATION MAINTENANCE MANUAL: ELECTRONIC CIRCUIT PLUG-IN
 UNIT TEST SET TS-3317**

GUIDED MISSILE AIR DEFENSE SYSTEM AN/TSQ-73

REPORTING ERRORS AND RECOMMENDING IMPROVEMENTS

You can help improve this publication. If you find any mistakes, or if you know of a way to improve the procedures, please let us know. Mail your Letter, DA Form 2028 (Recommended Changes to Publications and Blank Forms), or DA Form 2028-2 located in back of this manual direct to: Commander, U.S. Army Missile Command, ATTN: DRSMI-SNPM, Redstone Arsenal, AL 35898. A reply will be furnished to you.

TABLE OF CONTENTS

Chapter	Page
LIST OF ILLUSTRATIONS	iii
LIST OF TABLES	v
7 MODULE TEST SET EXPANDED TROUBLE-SHOOTING	7-1
Section I. INTRODUCTION.....	7-1
7-1. Scope	7-1
7-2. Expanded Troubleshooting Concept	7-1
7-3. Troubleshooting Aids	7-1
7-4. Physical Description	7-1
7-5. Circuit Card Location Index Tables and Key Signal Lookup Tables	7-4
Section II. OVERALL THEORY OF OPERATION	7-140
7-6. Overall Functional Description	7-140
Section III. DETAILED DESCRIPTION	7-142
7-7. General	7-142
7-8. State Logic	7-142
7-9. Special Card Test Logic.....	7-155
7-10. Reset Logic	7-159
7-11. Clock and Timing	7-163
7-12. Test Probe Assembly	7-167
7-13. Card ID Decoder Logic Detailed Description	7-167
7-14. Card ID Random-To-Binary Logic	7-173
7-15. Memory Y-Address	7-178

TABLE OF CONTENTS - Continued

Chapter		Page
	7-16. Circuit Test Complete Detector	7-178
	7-17. Test Pattern Memory	7-178
	7-18. Test Pattern Buffer Logic	7-186
	7-19. Circuit Mask Memory Control	7-186
	7-20. IC Enable Control Detailed Description	7-186
	7-21. Mask Memory Control	7-197
	7-22. Control Word Memory	7-198
	7-23. I/O Mask Memory Detailed Description	7-198
	7-24. Card ID Decode for Clock Insertion	7-198
	7-25. Test Clock Control Logic	7-213
	7-26. Probe Control Logic	7-219
	7-27. Data Compare Logic	7-219
	7-28. Error Detection	7-220
	7-29. Lamp Driver Logic	7-226
	7-30. Lamp Test Logic	7-226
	7-31. MTS Interface	7-234
	7-32. Self-Test Logic	7-234
Section IV.	POWER DISTRIBUTION	7-243
7-33.	Power Distribution	7-243

LIST OF ILLUSTRATIONS

Figure	Title	Page
7-1.	Module Test Set Major Assemblies	7-2
7-2.	Module Test Set Accessories and Adapters	7-3
7-3.	Front Panel Assembly	7-8
7-4.	Module Test Set Digital and Analog Card Racks	7-9
7-5.	MTS Circuit Card Location	7-10
7-6.	Module Test Set Cabling Diagram	7-15
7-7.	Module Test Set Block Diagram	7-141
7-8.	MTS Functional Block Diagram	7-143
7-9.	State Logic Block Diagram	7-145
7-10.	State Input Logic Timing Diagram	7-149
7-11.	Continuity Test Timer Timing Diagram	7-151
7-12.	IOC Error Logic Timing Diagram	7-153
7-13.	Special Card Test Logic Block Diagram	7-157
7-14.	Reset Logic Block Diagram	7-161
7-15.	Clock and Timing Functional Block Diagram	7-165
7-16.	Timing Generator Timing Diagram	7-168
7-17.	Test Probe Functional Block Diagram	7-169
7-18.	Card ID Decoder Block Diagram	7-171
7-19.	Card ID Random-to-Binary Block Diagram	7-175
7-20.	Self-Test Card ID Timing Diagram	7-177
7-21.	Memory Y-Address Block Diagram	7-179
7-22.	Memory Y-Address Counter Control Timing Diagram	7-181
7-23.	Circuit Test Complete Detector Block Diagram	7-183
7-24.	Circuit Test Complete Detector Timing Diagram	7-184
7-25.	Test Pattern Memory Block Diagram	7-185
7-26.	Test Pattern Buffer Block Diagram	7-187
7-27.	Circuit Mask Memory Block Diagram.....	7-189
7-28.	IC Circuit Counter Timing Diagram	7-191
7-29.	IC Enable Control Block Diagram	7-193
7-30.	IC Counter Control Timing Diagram	7-195
7-31.	IC Counter Timing Diagram	7-199
7-32.	Circuits Counter Timing Diagram	7-201
7-33.	Mask Memory Control Block Diagram	7-203
7-34.	Control Word Memory Block Diagram	7-205
7-35.	Control Word A and B ROM Storage Simplified Block Diagram	7-207
7-36.	I/O Mask Memory Block Diagram	7-209
7-37.	Card ID Decode for Clock Insertion Block Diagram	7-211
7-38.	Test Clock Control Block Diagram	7-215
7-39.	Test Clock Control Timing Diagram	7-217
7-40.	Probe Control Logic Block Diagram	7-221
7-41.	Data Compare Logic Block Diagram	7-223
7-42.	Error Detection Block Diagram	7-225
7-43.	Lamp Driver Logic Block Diagram	7-229
7-44.	Relationship of Signal Mnemonics to Front Panel Error Lamps	7-231
7-45.	Lamp Test Logic Block Diagram.....	7-232
7-46.	Typical Lamp Test Circuit Simplified Schematic	7-233
7-47.	Self-Test Logic Functional Block Diagram	7-237


LIST OF ILLUSTRATIONS - Continued

Figure	Title	Page
748.	Self-Test Control Logic and 72 Clock-Pulse Generator Timing Diagram	7-239
749.	Self-Test Pattern Check Sum Timing Diagram and Truth Table	7-241
7-50.	Self-Test Error Example	7-242
7-51.	Power Distribution Block Diagram	7-243
FO-1.	Card ID Decoder Logic Diagram	
FO-2.	Card ID Random to Binary Logic Diagram	
FO-3.	Circuit Mask Memory Control Log	
	Diagram	
FO-4.	Memory Y Address Logic Diagram	
FO-5.	IC Enable Control Logic Diagram	
FO-6.	Mask Memory Control Logic Diagram	
FO-7.	I/O Mask Memory Logic Diagram	
FO-8.	Circuit Test Complete Detector Logic Diagram	
FO-9.	Clock and Timing Logic Diagram	
FO-10.	Test Pattern Buffer Logic Diagram	
FO-11.	Test Pattern Memory Logic Diagram	
FO-12.	Control Word Memory Logic Diagram	
FO-13.	Test Clock Control Logic Diagram	
FO-14.	Self Test Logic Diagram	
FO-15.	Probe Control Logic Diagram	
FO-16.	Card ID Decode for Clock Insertion Logic Diagram	
FO-17.	Error Detection Logic Diagram	
FO-18.	State Logic Diagram	
FO-19.	Special Card Test Logic Diagram	
FO-20.	Lamp Driver Logic Diagram	
FO-21.	Data Compare Logic Diagram	
FO-22.	Reset Logic Diagram	
FO-23.	Lamp Test Logic Diagram	
FO-24.	Front Panel Schematic Diagram	
FO-25.	Power Distribution Diagram	
FO-26.	Probe Assembly Schematic Diagram	
FO-27.	MTS Test Interface Connector Diagram	

LIST OF TABLES

Table	Title	Page
7-1.	AN/TSQ-73 Major Equipment Cross-Reference	74
7-2.	Module Test Set, Major Assembly Cross-Reference	7-7
7-3.	Module Test Set, Circuit Card Location	7-11
7-4.	Left Hand Digital Card Rack Card Location Index	7-17
7-5.	Right Hand Digital Card Rack Card Location Index	7-19
7-6.	Analog Card Rack Card Location Index	7-21
7-7.	Left Hand Digital Card Cage Key Signal Lookup	7-22
7-8.	Right Hand Digital Card Cage Key Signal Lookup	7-51
7-9.	Analog Assembly Key Signal Lookup	7-86
7-10.	MTS Interconnecting Key Signal Lookup	7-113
7-11.	Test Probe Assembly Key Signal Lookup	7-133
7-12.	Display Reset Latch Truth Table	7-163
7-13.	Repeat Cycle Latch and FF Truth Table	7-163
7-14.	Clock Select Truth Table	7-167
7-15.	Card ID Decoder Truth Table	7-174
7-16.	Strobe Generator Truth Table	7-208
7-17.	Special Card Test Control Logic, Truth Table	7-213
7-18.	Control Logic for Single Card Test +5v Supply, Truth Table	7-214
7-19.	Error Detection Truth Table	7-227
7-20.	Lamp Test Signals for Related Indicators	7-235

v/(vi blank)



NOTES:
 1. PARTIAL REFERENCE DESIGNATIONS ARE SHOWN FOR COMPLETE DESIGNATIONS. PREFIX WITH APPLICABLE UNIT NUMBER AND ASSEMBLY DESIGNATOR.
 2. DEFINITIONS FOR SYMBOLS SHOWN ARE AS FOLLOWS:
 ▲ INPUT FROM ANOTHER FIGURE
 ▲ INPUT FROM SAME FIGURE
 ■ OUTPUT TO ANOTHER FIGURE
 ■ OUTPUT TO BOTH SAME AND ANOTHER FIGURE
 □ OUTPUT TO SAME FIGURE
 3. REFER TO TABLES 7-4, 7-5, AND 7-6 FOR CIRCUIT CARD LOCATIONS.
 4. REFER TO TABLES 7-7, 7-8, AND 7-9 FOR CIRCUIT CARD TEST POINTS.
 5. REFER TO POWER DISTRIBUTION FOR DC POWER AND GROUND CIRCUITS.
 6. CIRCUIT SYMBOLS INCLUDE CARD LOCATION AND CIRCUIT PIN NUMBERS.

MS 428179

FO-3. Circuit Mask Memory Control Logic Diagram

FO-3. Circuit Mask Memory Control Logic Diagram